Computer model of a Σ-Δ modulator 2nd order for generating testing signals in analog integrated circuits
Keywords:
Σ-Δ modulator, PDM signals, computational model, low pass filter, verification of analog integrated circuitsAbstract
This article describes the computational model of a 2nd order Σ-Δ modulator used to generate Pulse-density Modulated (PDM) signals. Such a model was required as part of a previous work carried by one of the authors in order to perform design verification of analog integrated circuits. For this purpose, the theoretical performance of the Σ-Δ modulators was studied, and the mathematical model of the latter was performed using finite difference equations under coherent sampling. After this, the modulator was implemented using Matlab™ mathematical model. Then, it was verified that it behaved according to the theory of Σ-Δ modulation by performing simulations. As this work is complementary to a previously developed one, as already mentioned, we were careful that the stimuli encoded in the PDM signals was recoverable through a low pass filtering. Therefore, such filter was implemented in Matlab™, and after that we applied the PDM signals to its input. The result was the successful recovery of the stimuli, but with remaining noise outside and within the band of interest. It was evident that filtering was not able to remove the noise completely. Although
Downloads
References
Y. Zorian, E. J. Marinissen, y S. Dey, «Testing embedded-core based system chips», en Test Conference, 1998. Proceedings., International, 1998, pp. 130-143.
K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, y F. Sendig, «Design of mixed-signal systems-on-a-chip», IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, n.o 12, pp. 1561-1571, dic. 2000.
M. M. Hafed, N. Abaskharoun, y G. W. Roberts, «A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits», IEEE J. Solid-State Circuits, vol. 37, n.o 4, pp. 499-514, abr. 2002.
J. L. S. García, «Diagnóstico de Circuitos Integrados Analógicos y de Comunicaciones», Inge@Uan, vol. 1 fasc.1, pp. 7-19, 2011.
J. L. S. García, «Bloque funcional para pruebas de circuitos integrados analógicos y de señal mezclada», Final de carrera., Universidad del Norte., Barranquilla-Colombia, 2006.
M. M. Hafed y G. W. Roberts, «A stand-alone integrated excitation/extraction system for analog BIST applications», en Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000, 2000, pp. 83-86.
E. M. Hawrysh y G. W. Roberts, «An integration of memory-based analog signal generation into current DFT architectures», en Test Conference, 1996. Proceedings., International, 1996, pp. 528-537.
S. Park, «Principles of sigma-delta modulation for analog-to-digital converters.» [En línea]. Disponible en: http://www.numerix-dsp.com/appsnotes/APR8-sigma-delta.pdf.
J. G. Proakis y D. K. Manolakis, Digital Signal Processing, 4 edition. Upper Saddle River, N.J: Prentice Hall, 2006.
P. Aziz, H. Sorensen, y J. V. der Spiegel, «An Overview of Sigma-Delta Converters: How a 1-bit ADC achieves more than 16-bit resolution», Dep. Pap. ESE, pp. 61 - 84, ene. 1996.
E. S. Olivas, M. M, F. J, y C. G, Tratamiento digital de señales: problemas y ejercicios resueltos. Pearson Educación, 2003.
R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters, John Wiley & Sons, New York, 2004.
Downloads
Published
-
Abstract105
-
PDF (Español)81
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.